## Notice of References Cited

Application/Control No.

10/526,421

Examiner

Corey S. Faherty

Applicant(s)/Patent Under
Reexamination
LEIJTEN, JEROEN ANTON JO

Art Unit
Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,115,506	05-1992	Cohen et al.	710/267
*	В	US-3,781,810	12-1973	Downing, Randall William	712/228
*	С	US-5,448,705	09-1995	Nguyen et al.	712/244
*	D	US-5,958,041	09-1999	Petolino et al.	712/214
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	К	US-		:	
	L	US-			
	М	US-		·	

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

## NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	υ	Patterson and Hennessy; Computer Organization and Design: The Hardware/Software Interface; 1998; Morgan Kaufmann Publishers, Inc.; Second Edition; pages 134-135					
	٧	Lang, Musoll & Cortadella; Individual Flip-Flops with Gated Clocks for Low Power Datapaths; 1997; IEEE; IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 44, No. 6, June 1997					
	w	Shen & Lipasti; Modern Processor Design: Fundamentals of Superscalar Processors; 07/22/2002; McGraw-Hill Science/Engineering/Math; Beta Editions; pages 175,177					
	×						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.